• A software-configurable FPGA-based LQR coprocessor is proposed for Cyber-Physical Systems.
Introduction
Cyber-Physical Systems (CPS) can be considered as systems that have or require a tight coupling between their computing and physical aspects, where correct behavior requires correct timing [12] . We assert that advancing science, technology, feasibility), from controls concerns (e.g. accounting for update-rate jitter).
Efficient implementation of a control algorithm on an FPGA can be challenging for engineers unfamiliar with hardware architecture design. One solution is software programmable hardware. In our work, we describe a software-configurable FPGA co-processor architecture that can implement a wide range of linear state-space controllers, up to the complexity of a Linear-Quadratic Regulator (LQR) coupled with a Luenberger Observer [14] . For the purpose of evaluation, the controller can be interfaced to a hardware-based emulation of a physical plant using what we will refer to as a Plant-on-Chip (PoC) [28] . This arrangement is depicted in Fig. 1 . The PoC allows for rapid and consistent testing of control algorithms and system platform configurations. Once stability of the emulated plant is achieved, it can be replaced with an interface to the actual plant's sensors and actuators. All control computations are done in hardware, while software running on the CPU is used to initialize the co-processor. The software is also free to perform other activities: task scheduling, path planning, video processing, or interactive communications.
The big picture usage model for our software configurable coprocessor based controller is that control engineers would focus on the mathematics of their controller, without the concern of computing artifacts breaking assumptions, such a deterministic sample rates or the representable range of numbers. Meanwhile, embedded system engineers would focus on making efficient utilization of CPU resources, without the concern of stringent timing constraints often associated with controlling physical plants. Control engineers would interact with embedded systems engineers by providing them with the appropriate state-space matrices require to program the co-processor.
Contributions. The five primary contributions of this paper are as follows: (1) A discussion of a process for bridging the Control Theory and Implementation gap, (2) the implementation of a software-configurable LQR co-processor using single-precision floating point arithmetic that helps bridge the gap between controls and embedded system engineering [17] , (3) the design space exploration of the proposed parallel architecture [30] which extends the sequential architecture implemented in [17] , (4) a transformation of the standard LQR control algorithm to make it better suited for hardware implementation [30] , (5) a methodology of applying the system to a different state space control algorithm and (6) a discussion of implementation details for interfacing of our parallel computing architecture to a real-world plant.
Organization. The remainder of this paper is organized as follows. In Section 2, we illustrate the role of specialized compute architectures and design processes in bridging the gap between control theory and high-reliability implementation. In Section 3, we discuss and compare related works in this problem space. Section 4 gives a brief introduction to the concept of state-space modeling and the LQR control algorithm. This section also describes a transformation for converting the standard representation of the LQR controller into a form that is better suited for hardware implementation. In Section 5, we describe the detailed design of our software configurable parallelized co-processor architecture. Section 6 presents an illustrative example of using our co-processor to evaluate the use of hardware verses software for an embedded controls application, and explores the performance and scaling of our coprocessor-based controller. Section 7 demonstrates the integration of our LQR controller with the input-output hardware necessary to control an inverted pendulum. Finally, Section 8 concludes this paper and provides avenues of future work.
Bridging control theory and implementation
In control theory, a discrete-time control process consists of three tasks: input, computation, and output. The input task typically involves an analog to digital conversion. For modeldriven controllers, the computation task typically consists of state estimation followed by control value computation. Lastly, the output task involves converting the control value into a physical signal (i.e. digital to analog conversion). From a theoretical standpoint, the standard ideal assumption is that the input occurs at a constant interval, and the computation and output process take zero time.
In practice, the compute platform on which a control system executes can negatively influence the performance of a control system which may be otherwise theoretically sound. Consequently, the practical implementation of control systems is a rich area of research, with a great deal of focus on establishing deterministic timing in complex software systems. A large body of research is concerned with carefully designed scheduling methods [13, 24] which seek to impose additional determinism on task runtime characteristics. Unfortunately, these methods tend to impose additional runtime overhead, and in the best case still result in a stochastic sampling model. Online compensators are often proposed as means to reduce the impact of control loop jitter; for example, using timestamps [13] or a mixture of control theoretic and scheduling compensations [15] . The work in [15] reported a O(n 4 ) runtime complexity overhead, and significant memory requirements (relative to common microcontrollers) for a lookup table oriented implementation. Software-based compensatory measures may help reduce timing uncertainty, but the associated implementation overhead tends to place limitations on the maximum sample rate which can be reached in such a system. Lee, in his position paper [11] , focuses explicitly on the limitations of traditional compute architectures in CPS which make them non-ideal for control systems. For instance, the many advances in software processor architecture (deep pipelines, speculation, etc.) makes software timing prediction difficult or in some cases, impossible. In particular, high-confidence Worst-Case Execution Time (WCET) analysis requires a detailed hardwaretiming model, which is very hard to obtain for processors designed primarily for completing a high number of instructions per clock [29] . In concluding, Lee makes a call for research on new ways of approaching CPS compute architecture, including mixed hardware-software design methods, which better support the unique constraints of the field.
We pursue this goal by combining model-based control algorithms, facilitated by a control (or application domain) expert, with a purpose-built, model-agnostic FPGA compute platform which is facilitated by a digital design expert. In this way, we greatly reduce the dependency of the theoretical construction of the control system on the characteristics of the implementation platform. In addition to providing timing guarantees, implementing the control loop in hardware helps to isolate it from lower-criticality software tasks while still maintaining a very high level of system integration.
In many engineering disciplines, the model-driven design process is becoming increasingly attractive since it reduces risk and uncertainty earlier in a project-that is, when changes are easier and cheaper to make. Developing system models may appear to require more effort up front, but allows better integration with automated workflows, and enables stronger guarantees of reliability and performance [22] . The coupling of model-based design with the power and flexibility of an FPGA allows precisely timed, high speed control systems to be developed with reduced effort using design tools such as Matlab and Simulink [4] .
Such a workflow is depicted in Fig. 2 . In tune with modern semiconductor design paradigms, our proposed FPGA-based controller is parameterizable and application-agnostic, and can therefore be packaged as a portable ''Intellectual Property'' (IP) core (or block) and be reused across diverse control projects. The base computational IP core can be quickly interfaced with off-theshelf IP cores providing connectivity with sensors and actuators, or with custom project-specific interfaces, as described in Section 7. Note that we therefore consider the FPGA to be not just a means of prototyping, but also a critical component of the final production hardware.
Related work
Kozak, in [10] , surveys trends in the field of applied controls, in which we see controls have evolved from manually-tuned single-input single-output (SISO) controllers (e.g. Proportion Integral Derivative (PID) control) to multiple-input multiple output (MIMO) controllers (e.g. H ∞ control and model-predictive controller (MPC)). The latter types of algorithms are computationally intense and can introduce significant latencies when implemented with off-the-shelf processing platforms. Kozak additionally suggests that a software-hardware co-design approach for implementing advanced controllers (e.g. H ∞ ) in FPGAs would enable designers to make better use of these complex controllers in high-speed systems. Monmasson, in [19] , makes a similar suggestion, pointing out how different parts of a control algorithm are better suited for different types of hardware. However, locating the optimal software-hardware partition is still a challenge. Besides MPC, the Kalman Filter is another algorithm which often appears in control systems, and is also quite computationally expensive, especially for embedded systems. We proposed a mixed hardware-software FPGA-based Kalman Filter in prior work [16] which was successful in providing a speedup over software alone.
There are numerous examples of application-specific FPGAbased controllers in the literature. An example of a system requiring very fast control update rates appears in [21] , in which a high-speed pan/tilt camera is designed to track objects. In order to reach the 3.5 ms update rate, a dedicated PC is used to perform image processing and produce motor control signals. It is noted that the PC introduced considerable delay in the feedback loop. Another application requiring very high update rates appears in [26] , which presents an application-specific design that used machine vision to control an inverted pendulum. In [7] , the authors developed a self-tuning state-space controller using a multiplyaccumulate unit which is interfaced with a digital signal processor (DSP). The use of FPGAs to control a plant with non-constant plant parameters was demonstrated. In [1] , the design of a high-speed, hardware-only, fixed-point MPC is discussed. Finally, in [8] , an MPC is implemented on an FPGA and is shown to allow for significantly faster sample rates than a PC running at a higher clock frequency.
Compared to software, implementing high-performance control algorithms in hardware is relatively time consuming and often leads to application-specific solutions. A proposed solution to this issue appears in [27, 2] , which use a co-processor to perform low-level repetitive matrix operations for MPC. This allows control designers to use software for the high-level logic; however, to do so they had to work with a custom floating-point format and instruction set.
A general summary of approaches used to implement controllers on FPGAs appears in [20] . In addition, a call is made for designs that make efficient use of the massive parallelism available on FPGAs, while retaining the generality and flexibility available to software solutions. Our work pursues this goal. A number of works exist describing controllers that achieve reduced computational delay. However, these controllers are designed to solve specific problems, unlike our fully software configurable solution. Garbergs, in [5, 6] , presents the closest work to our approach. The main differences are as follows: (1) their design is highly sequential and does not explore parallelization of a state-space based controller, (2) their design does not take into account scaling to different sized controllers (e.g. if controller coefficients change, the design must be re-implemented), (3) their design is intended to be standalone, as compared to being a memory-mapped co-processor, and (4) their vision focuses more on developing a fast hardware controller as opposed to supporting an integrative design methodology that bridges the gap between embedded systems and controls engineers.
LQR control algorithm
This section first gives a brief overview of state-space modeling. Next, the ''standard'' form of the LQR control algorithm is provided. A transformation of this standard form is then presented, and a discussion is given that illustrates the computing advantages associated with using the transformed formulation of the LQR algorithm.
State space modeling
A discrete state-space model defines what state a system will be in one time step into the future, in terms of the current state of the system and current input acting upon it. A generic linearized discrete state-space system model consists of matrices A, B, C, and D 1 and is formulated as follows:
where • x k represents the state of the system at time k • u k represents the input acting on the system at time k
• y k represents outputs of the system at time k • A is an N × N matrix that defines the internal dynamics of the system
• B is an N × M matrix that defines how the input acting upon the system impact its state
• C is a P × N matrix that transforms states of the system into outputs (y k ).
Eq. (1) is referred to as the state update equation. With respect to a closed loop control system, matrix A represents the dynamics of the plant being controlled, matrix B represents how actuator commands (i.e. u k ) impact the plant, and the matrix C could be viewed as a mapping of the current state to the output obtain from sensors (i.e. y k ).
Also the width (i.e. number of columns) of each matrix or length of each vector found in Eqs. (1) and (2) can be viewed as follows:
• M: the number of system/plant inputs/actuators.
• N: the number of system/plant states.
• P: the number of system outputs (i.e. sensors).
Linear-quadratic Regulator (LQR)
An LQR controller makes use of a gain matrix K , which specifies a linear combination of plant states to use as feedback when computing plant control values (u k ). A particular K is sought such that the feedback law, Eq. (5), minimizes the cost function given by Eq. (3) [3] .
Generating K requires a controls engineer to tune a state-cost matrix (Q ) and a performance index matrix (R) in a manner that causes system behavior to fulfill specific application requirements (e.g. actuator energy expended, rise-time, settling-time). Since K is derived systematically to minimize the cost function J(u), once Q and R have been tuned, it is referred to as an optimal controller. Derivation of the gain matrix K is beyond the scope of this paper, but is a fairly straightforward process.
Given a gain matrix K , Eqs. (4)- (6) specify what we will call the ''standard'' form of the LQR control algorithm.
where
These equations can be viewed as performing the following tasks: (1) predicting the state of the plant in the next time step, shown in Eq. (6), (2) correcting this prediction based on sensor information, shown in Eq. (4), and (3) computing the control values (u k ) to send to the plant, shown in Eq. (5). The prediction and correction steps are more generally referred to as the observer portion of the controller. Specifically, in our case, Eqs. (6) and (4) define a Luenberger-type Observer.
LQR algorithm transformation for hardware design
The ''standard'' form of the LQR algorithm (Eqs. (4)- (6)) is convenient for gaining intuition for how the algorithm works. Subscripted k denotes discrete time points between algorithm steps k and k + 1.
However, it not convenient from a computation and hardware architecture perspective. The primary issue with directly implementing the standard from is the data dependence that occurs between Eqs. (4) and (5) (i.e.x k + is required for computing u k ). This data dependency can be removed by manipulating the standard form to obtain Eq. (7). Note, this alternative eliminatesx k + . Next, Eq. (7) can be simplified to Eq. (9), where T is a constant matrix defined by Eq. (10) . This allows the observer prediction/correction and control computation to be represented by a single matrix-vector multiplication.
is an M + N by N + P matrix.
In addition to removing thex k + data dependence, the transformed version of the algorithm has other advantages from a computation and hardware architecture design perspective. First, if the standard form was directly implemented, then additional storage would be required for the intermediatex k + values and additional on-chip communication bandwidth would be required to move these intermediate values between computing and storage units. Second, direct implementation would either (a) require separate resources for each of the equations implemented, or (b) would require relatively complex control logic to allow computing resources to be shared, while the alternative form allows leveraging existing research in the area of parallelizing matrix-vector multiplication (MVM). Fig. 3 qualitatively illustrates the difference in relative computation time using the ''standard'' form verses the transformed version of the LQR algorithm. As can be seen for the standard form, x k + must be computed before u k can be computed. Also note that, while in both cases the control command (u k ) can be sent to the plant before computing the next prediction, the control command and prediction computations completes earlier for the alternative form than for direct implementation of the standard form. Fig. 4 quantitatively shows the difference in clock cycles required to compute the LQR algorithm using the standard form verses the alternative form. It is assumed in both cases a hardware architecture is used that can start computing one matrix-vector product per clock cycle (assuming no data dependencies); this will be described in Section 5. It is also assumed that the dimensions of the matrices and vectors are N = M = P (where N, M, and P were defined earlier). Intuitively, the two primary issues with efficiency when computing using the standard form as compared to the transformed version are as follows: (1) thex k + data dependency causing pipeline stalls, and (2) the time required to computê x k + . It can be shown that the number of clock cycles required to compute the control vector (u k ), and the time to compute a complete iteration of the algorithm (i.e. time to compute u k and
, respectively. The time for these same values for the transformed version of the algorithm is given by M −1+T p (T ) and
The function T p (number of columns in matrix) used above represents the time for the pipeline of an architecture to be filled while processing a matrix. It is a function of the number of floating point adders and multipliers used as well as the latency of these components, and is proportional to the number of columns contained by the matrix being processed. T p is derived in greater detail in Section 5. Two important implications of this analysis are that the transformed algorithm will (1) have a shorter ''Control Delay'' (i.e. time between receiving new sensor values and sending a corresponding control command) than the standard form, and (2) be able to support a faster sensor update rate, since the time to compute the entire algorithm using this form is less than when using the standard form.
Architecture
This section presents the architecture of our software configurable LQR coprocessor. A high-level overview of the coprocessor is given, followed by a description of each of its main components.
Overview
Fig . 5 depicts the high-level architecture of our co-processor. It is composed of three major parts: (1) a multiply-accumulate parallel processing architecture, (2) matrix/vector storage, and (3) configuration registers for parameters. Software sets the configuration registers with the number of states (N) used to model the plant being controlled, the number control commands (M) to compute, the number of sensor values (P) to receive from the plant, the depth of the multiply-accumulate engine, and the adder/multiplier latency. Next, matrix/vector storage is configured with the T matrix provided by the controls engineer. The multiplyaccumulate engine (''Parallel Processing Architecture'') then begins to compute the LQR control algorithm. 
Parallel processing architecture
The parallel processing architecture we have implemented is based closely on the architecture presented in [32] for parallelizing sparse MVM for large matrices. Since our T matrix will not typically be sparse, we have been able to simplify our control logic for scheduling multiply accumulate operations onto our binary tree structure. Just as the architecture presented in [32] , our architecture is composed of three aspects: (1) a binary tree structure for parallel computation of multiply-accumulation operations, (2) taps for allowing the tree structure to process multiple rows of a matrix in parallel (referred to as merging), and (3) a reduction mechanism to allow for computation of a matrix row that has more columns than the tree structure has multipliers.
Binary tree structure. Fig. 6 illustrates the binary tree structure that allows processing multiply-accumulate operations in parallel. Assuming the number of columns in the T matrix is equal to the number of multiplier leaf nodes of the tree, then a new matrix row-vector dot product can enter the tree's pipeline each clock cycle. We call the number of adder levels of the tree its depth. If we denote the latency of a multiplier as L M and the latency of an adder as L A , then the total latency of the binary tree structure is
Merge. When the number of multipliers in the multiplyaccumulate tree is at least twice the number of columns in the T matrix, then the tree can be split in half and outputs can be tapped from the nodes at level one (as shown in Fig. 6 in the 2 node case). This allows two rows of the T matrix to start processing 
corresponding results are output from Adder(1) and Adder(2) at level 1, thus doubling the output rate of the coprocessor. We refer to this as the merge feature of this architecture. In fact, we can merge more than two rows of matrix T into the tree each clock cycle. Suppose the T matrix has c columns and the binary tree architecture has depth equal to D p . In the simplified case, if N f = 2 D p −⌈log 2 (c)⌉ , then N f rows of matrix T can be feed into the tree structure each clock cycle.
Reduce. When the number of columns in the T matrix is larger than the number of multipliers in the multiply-accumulate tree, then each row has to be fed into the tree structure over multiple clock cycles. We will let N g represent the number of clocks needed to read in a row. Given that the number of columns in T is equal to N + P, N g = ⌈(N + P)/j⌉, where j is the number of multipliers.
The circuit shown in Fig. 7 is called a reduction circuit and was introduced by [31] . Its purpose is to sum the results of the N g iterations needed to process a row of T .
The number of such reduction components required is N g − 1.
The reduction circuit allows correct operation when the number of rows in T is larger than the number of multipliers in the tree, at the cost of latency. The latency of the reduction circuit for processing a row of T is given by (L A + 2) × (N g − 1) . A matrix T consisting of c columns and l rows would require the processing time given in Eq. (11) .
Resource analysis. Table 1 lists the configurable parameters of the coprocessor. It defines how to compute the number of adders required for both the reduction circuit and the binary tree circuit, as a function of these parameters. The ''Latency-Clocks per Row'' entry in the table indicates the clock cycles required from entering the multiplier to reaching the output of the multiply-accumulate tree.
Matrix/vector storage
In our design, matrix T is stored in block RAMs (BRAMs) as shown in Fig. 8 . Algorithm 1 defines how software must store T into each BRAM. Each multiplier in our design is associated with an individual BRAM; Fig. 8 illustrates how each BRAM connects to its associated multiplier. There are four pieces of data involved in this portion of the circuit. The first is the T matrix elements for the specific multiplier. The second is the information that specifies which element of vector y k (from the sensor) the multiplier needs. In order to send the elements of y k to the processing structure as soon as they are ready from the sensor, y k is not stored in BRAM. Instead, we store y sel , which is a signal that shows which element in the y k vector will be multiplied with the corresponding matrix element, thus skipping the time needed to store the y k vector into BRAM. The third is thex k state vector. We only store thex elements that the multiplier needs. The last piece of information consists of the base address ofx k in the BRAM and thex Bitfield, which specifies the elements ofx needed for a particular multiplier.
Based on Eq. (9), it is apparent that some BRAMs do not need to storex k , and some do not store y sel . The exact mapping depends on the matrix size, number of multipliers and the mechanism we choose in the architecture. There is a two bit register recording whether the BRAM contains y sel orx k , which helps control the multiplier's input multiplexer.
When we finish computing Eq. (9),x k+1 will be stored in a small FIFO (for the merge mechanism, the output results are stored in registers). Then, we read thex k+1 elements from the FIFO one-byone, and write them back to the correct BRAM using thex Bitfield to determine which BRAMs should receive which elements. That is, if we have just retrieved element i from the FIFO (that is,x k+1|i ), and bit i of thex Bitfield for a particular BRAM is set to 1, the element under consideration should be stored. The arrangement of matrix T elements,x k base address,x Bitfield and y sel can be determined with the help of Algorithm 1. These values remain constant in the BRAMs after being determined for a given controller configuration.
Sharing BRAM between software and hardware
BRAMs should be accessible by both the CPU and hardware logic: the CPU initializes BRAM contents, and the LQR controller uses the same BRAM to store intermediate data. In order to share the BRAMs, we add a component named ''AXI Bus Multiplexer'' as shown in Fig. 9 . This component is an AXI-based IP core, which can be accessed by the CPU directly. The CPU configures the AXI Bus Multiplexer allowing BRAMs to receive signals from either the CPU or controller. The ''AXI BRAM Control'' is the Xilinx-provided IP core which provides a memory-mapped interface to the BRAMs residing in the reconfigurable hardware.
Extension to other control algorithms
With some modifications, the system setup is not limited to LQR control. Based on Table 5 , we know that the MVM architecture consumes the majority of the hardware resources, especially with 
Dp else BRAM(n) ⇐ 0 end if end for end for end for end procedure increasing system size. If we keep the MVM architecture and the hardware-software co-design setup in Fig. 10 , but replace the control logic, then the architecture can be applied to different state space control algorithms. In particular, research interest is growing in the application of FPGAs to Model Predictive Control (MPC). For MPC hardware architecture details, refer to [9] . In [9] , the author uses the division-free Alternating Direction Method of Multipliers (ADMM). Both LQR and MPC require the MVM operation. It is proposed that a generalized controller can be built to combine both LQR and MPC together, allowing the designer to easily switch between these two control methods. To simplify, we remove the BRAM read logic shown in Fig. 8 and no longer consider the merge mechanism. The observer data and computed result will be stored back into the BRAM sequentially, to be used as the algorithm input vector in the next computational iteration. The designer needs only to store the matrix data in the correct BRAM and configure the status registers before running the controller. We leave further investigation into MPC as future work.
Hardware implementation and analysis

Evaluation setup
Our software configurable LQR coprocessor was prototyped using a Zedboard, which hosts a Xilinx Zynq FPGA (XC7Z020). The Zynq FPGA is made up of a processing system (PS), which is composed of a dual-core ARM Cortex-A9 processor that can run at up to 666 MHz, and a programmable logic (PL) fabric for deploying custom hardware designs. The LQR coprocessor was instantiated in the PL, and was run using a 100 MHz clock frequency for all tested configurations of the controller. Three sets of evaluation experiments were performed. First, the LQR controller was used to control a PoC emulating a pendulum on a cart, and compared against results obtained from Matlab to verify the correctness of our implementation. Second, performance experiments were performed to evaluate the computing time of systems with T matrices having N + P = 8 columns up to N + P = 256 columns, and for coprocessors having 4 to 64 multipliers in their multiply-accumulate tree structure. It should be noted Table 4 gives entries for 128 and 256 multipliers (i.e. depths 7 and 8); however, these are analytically computed. They are provided to give a sense for the largest coprocessor that could be implemented if we had the largest available Zynq FPGA (XC7Z100). The third experiment measured the computing time of the LQR algorithm running in software on the ARM processor, for system matrix sizes (T ) having N + P = 8 to N + P = 64 columns. Finally, it should be noted that Fig. 1 depicts the bus configuration used when evaluating software, and Fig. 10 depicts the bus configuration when evaluating hardware (i.e. making use of custom logic to read sensor values in parallel).
Controller evaluation using a Plant-on-Chip
A Plant-on-Chip (PoC) was deployed onto the FPGA's PL fabric to emulate the pendulum-on-a-cart plant shown in Fig. 11 , using the model parameters given in Table 2 . The PoC executes the state space Eqs. (1) and (2), with input u k received from the hardware or software-based controller. The state of the PoC and control commands are logged out of band, using an UART interface. This is convenient for plotting the controller behavior, while running on the FPGA. This model requires the CPU to configure the coprocessor parameters as N = 4, M = 1, and P = 2. The state vector consists of four states: x,ẋ, φ, andφ (see Fig. 11 ). he pendulum was initially configured with a starting position of −5
• from vertical. The maximum force to the cart is 20 N. To emulate the effect of sensor noise on system performance, we use the technique employed in [28] . A zero-mean, normally distributed noise signal is stored in PoC BRAM and added to the PoC output (θ standard deviation set to 0.0005; x standard deviation set to 0.0015).
It was found when running the hardware controller at 100 MHz, it could compute u k in 530 ns, and complete a full iteration of the algorithm in 600 ns. The hardware control graph is shown in Fig. 12 , and was found to match the results obtained from Matlab, with the noise having negligible impact on control performance. Steady-state is reached after around 5 s. Tables 3 and 4 summarizes the resultsobtained when comparing the computing time of the software controller running on the represents the time from when the controller receives new sensor data to completing an iteration of the control algorithm (see Fig. 3 ). The results show that the hardware controller achieves about a 3.4 to 100 factor speedup over the embedded ARM processor, for plants that can be represented by N = 4 to N = 128 states, respectively. The high end of our speedup (100x) is reasonable, given that the highest performing configuration, we can fit on our FPGA utilizes 64 multipliers in parallel, with a deeply pipelined 6-level multiply-accumulate tree. Note that data in Table 4 with a shaded background is when the number of rows in the T matrix equals the number of multipliers used by the coprocessor. Data points above these cells make use of the reduction mechanism, and data points below these cells make use of the merge mechanism. Table 5 summarizes the hardware resource utilization and maximum obtainable clock frequency as the parallelism of the coprocessor is increased from having 8 to 64 parallel multipliers in its multiply-accumulate tree. Given that we are explicitly pairing a BRAM with each multiplier, the BRAMs scale as expected. The DSPs also scale as expected, given that each floating point multiplication makes use of two DSP blocks, and floating point addition units make use of LUT-based cores. Also as expected, the obtainable clock frequency decreases with increased coprocessor size. However, this is a modest decrease, given the rate of increase in resources.
Hardware versus software
Resource utilization
The resource usage appears to be fairly well balanced, though a number of LUTs could be freed up if a number of floating point adders were made to be DSP-based.
Comparison to related work
We compare our work to [20] , which implemented an LQR controller with observer using an FPGA in both a fixed point and floating point format. The author also used the 4-state inverted pendulum model as the test case. In Section 6.2, a 600 ns iteration time for the algorithm was described, which corresponds to 60 clock cycles at 100 MHz. This performance, as well as resource usage, are compared in Table 6 . A key point of differentiation is that in [20] , the author did not use the algorithm refactorization method as we have proposed in this paper, which yielded increased parallelism. As a result we see that each method use almost the same number of multipliers, but our controller only requires 60 clock cycles to finish the computation, resulting in a substantial increase in update rate to nearly 1.7 MHz.
Interface between physical plant and embedded controller
Input and output signals
Generally, the signal from a plant sensor can be divided into two types: (1) an analog signal, which can be interpreted by Analog to Digital Converter (ADC); or (2) a digital signal, which is available either directly (e.g. encoder output) or through a communication interface.
We use Quanser's IP01 series inverted pendulum [23] as the target plant, which integrates a incremental rotary encoder as a digital sensor. The encoder has two output channels, A and B, which are square waveforms with a 90 degree phase difference. By judging which channel's phase advances, we know the spin direction of the encoder. These signals are decoded to produce a count up pulse or a count down pulse. Depending on the type of sensor signal from the plant, we may have alternatively used Xilinx's XADC, which is a integrated hardware block that contains a dual 12-bit, 1 mega-sample per second ADC.
The output signal from the controller to the plant actuator is produced using Pulse-Width Modulation (PWM). Since the drive current from the Zynq chip is not sufficient to move a motor, we use an H-bridge circuit along with an voltage amplifier to drive the pendulum-cart motor. This plant is considered underactuated since there are two degrees of freedom -the cart position and the pendulum angle -but there is only a single actuator, which controls the cart position. In general, this combination of a motor-mounted rotary encoder and an H-bridge driver is very common for motor control applications and therefore this configuration demonstrates a practical use case. For additional detail, a similar FPGA-driven motor interface circuit appears in [25] .
Decoder hardware design
The Zynq hardware samples the encoder output every clock cycle and stores the fixed point data in registers. The state machine in Fig. 13 implements a quadrature decoder designed to count the square waveform pulses and determine direction by comparing both channels. We start the state machine when both channel A and channel B are low, which is M00 in Fig. 13 . The starting point is regarded as origin and the position changes when the state machine finishes a loop and returns to M00.
System integration
The hardware decoder and PWM unit are constructed as IP cores, which facilitates multiple-instantiation. Fig. 14 shows the whole physical system setup. Two decoder IP cores are included to capture the cart position and the pendulum angle.
Since our parallelized LQR controller is based on floating point computations, fixed point (e.g. integral) data from the sensor interface should be converted before being processed by the controller. To facilitate this, in the decoder a fixed point to floating point block is inserted, and the output is multiplied with a software-configurable floating point value, allowing a prescalar to be applied to the sensor reading. This provides the sensor input for the current time step, y k . Similarly, in the PWM generator IP core, the floating point result from controller IP core (that is, u k ) is multiplied with a separate prescalar value and converted to integral data to modulate the output pulse width. The resource usage is shown in Table 7 . The fixed-to-float and float-to-fixed IP cores are comprised of only combinational logic gates while the floating point multiplier contains two DSP48Es. 
Conclusion
In support of improving the performance of future Cyber-Physical Systems (CPS), a software configurable and parallelized LQR co-processor architecture was presented to help bridge the gap between controls and embedded system engineers. A transformation was given for converting the ''standard'' form of an LQR algorithm into an alternative form that was better suited for hardware parallelization. Our performance results show a 3.4 to 100 factor speedup over a 666 MHz embedded ARM processor, for plants that can be represented by 4 to 128 states, respectively. Our proposed approach therefore offers a very high update rate while at the same time retaining enough flexibility to support a wide range of plant models. Furthermore, it is easy to analytically determine the runtime characteristics of the hardware, which can be used to drive offline simulations whose fidelity is only limited to the quality of the plant model itself. Finally, we demonstrated how the computational core can be interfaced with an actual motor-driven plant using an industry-typical approach. For future work, we intend to explore support for higher complexity controllers, such as H ∞ and Model Predictive Control (MPC).
